Field Programmable Gate Arrays (FPGAs) are significant in digital designs, Scientific
Introduction
FPGA is a field programmable Integrated Circuit (IC) that can be programmed after fabricating the device. As per the Hardware Description Language (HDL) code the gates involved in the design are connected. Devices that consume very less power and reconfigurability are most important in new programmable devices. FPGAs cannot be used in mobiles as they have limitations because of their high-power consumption. Compared to ApplicationSpecific Integrated Circuit (ASIC) implementations, FPGA implementations have more power overhead. A very high speed I/O and data buses are used in FPGA designs therefore verification of setup time and hold time is a complex task. During floor planning the resources allocation within FPGA take place and time constraints are met. FPGAs can be used to implement any logical function that an ASIC could perform. FPGAs hold considerable promise as fast to market replacement for ASICs in many applications. Even after applying low power design techniques, the power consumption of FPGAs remains unaffordable. Earlier techniques to reduce the power dissipation of FPGAs, focused on both dynamic and static power of these devices [1] . In hand-held devices like mobile phones the leakage power will be even more significant, since these devices are often used in an 'always on' state, remaining idle excluding for short bursts of activity [2] .
ICs reduced system complexity, manufacturing cost and improve performance. They are relatively very expensive to develop and time to market is more. FPGAs were introduced as substitute to custom ICs for implementing entire system on a single chip and to provide the convenience of reprogrammability to the designer and user. FPGAs can offer high density designs compared to discrete small and medium scale components. FPGAs take small amount of time for implementation with the help of Computer Aided Design (CAD) tools. Time taken for Physical design and mask preparation steps can be saved in case of FPGAs.
In general, three types of manufacturing FullCustom, Semi-Custom and ASIC are considered. In Semi-Custom design, only gates effecting the overcritical of the circuit are pre-established and remaining gates can be re-configured as per the customer's choice. Full-Custom and Semi-Custom designs provide logic blocks for re-configuration. Logic blocks contains Look-Up Tables (LUTs) for implementing required logic. Figure 1 shows design flow used in FPGAs. In an FPGA logic blocks are implemented using multiple level low fan-in gates, which gives it a more compact design compared to an implementation with two-level AND-OR logic. FPGA provides its user a way to configure, the intersection between the logic blocks and the function of each logic block. Logic blocks present in an FPGA can be configured such that it can provide functionality of a simple transistor to a complex microprocessor. Wire segments of various lengths present in FPGAs are used for routing. These are interconnected through electrically programmable switches of switch box. Length and number of wire segments used for routing decides the density of logic block used in an FPGA. Number of segments utilised for interconnection classically is a trade-off between density of logic blocks utilised and amount of area utilised for routing.
Xilinx was the first company to introduce FPGAs. Look-Up Tables are used in Xilinx logic block to implement various functionalities. A kinput LUT based logic block can be implemented in several ways with trade-off between performance and logic density.
SPARTAN series: SPARTAN series is the huge production FPGA by Xilinx. SPARTAN series consists of hundreds to thousands of logic blocks and much more in new series. 300 logic blocks only were present in the initial SPARTAN series. Later series of SPARTAN 3A, 3 and 6 has 1.5K, 1.7K and 3.8K logic blocks respectively. Implementation of combinational and sequential circuits utilises the CLBs which are important logic resources, Switch matrix connects each logic block for an access to the general routing matrix. A CLB of SPARTAN6 consists of a pair of slices. These two slices do not have direct connections to each other and each slice is organized as a column. In every CLB, the slice in the bottom of the CLB is named as SLICE(0), and the slice in the top of the CLB is named as SLICE (1) as shown below in figure 3. Tables (LUTs) . There are six independent inputs (A inputs -A1 to A6) and two independent outputs (O5 and O6) for each of the four function generators in a slice (A, B, C, and D).
The function generators can implement any arbitrarily defined six-input Boolean function. Each function generator can also implement two arbitrarily defined five-input Boolean functions, if these two functions share common inputs. Only the O6 output of the function generator is used when a six-input function is implemented. Both O5 and O6 are used for each of the five-input function generators.
A logic block commonly used in FPGA devices is the look-Up Table (LUT) . An LUT contains storage cells that are used to implement small logic functions. Each cell can store a single logic value (0 or 1). Multiplexers are used to select one of the storage cells for output. Essentially, the cells store the truth table for a function and the multiplexers select a cell for output based on a set of select (control) inputs. Look-up table is simply an initialized array that contains pre-calculated information. They are typically used to avoid performing complex (and hence time consuming) calculations. Figure 5 , the function required has three inputs, so that there are eight possible outputs. Hence, for this function, eight storage cells are required and an 8X1 multiplexer is used for selecting the outputs. Copyright © 2018 Helix ISSN 2319 -5592 (Online) The re-programmability of FPGAs is their major advantage. FPGAs are also not suitable for applications such as mobiles, PDAs etc., for their high power dissipation. In FPGAs power dissipations is due to LUTs and their routing architecture. So, the traditional structure of a basic CMOS logic gate and LUT are re-configured and are shown in figures 6 and 7. These re-configured LUTs contain logic gates implemented in CMOS and the transistor level pull-down network is connected to a pin instead of a ground terminal. A sleep transistor is used between the pin and the ground terminal as shown in figure 6 . The double benefit of the sleep transistor is that it enables ON and OFF of logic gate whenever necessary and reduces the leakage power during stand-by mode. The LUT contains logic gates and a multiplexer (MUX) to select one of the outputs from logic gates. The selection lines of the MUX are used to select the logic gate outputs [3] [4] [5] .
IV. Design of ALU with Re-Configurable Look-
Up Tables The Arithmetic Logic Unit (ALU) is one of the main components of any microprocessor. It is responsible for performing arithmetic and logic operations such as addition, subtraction, increment, decrement, logical AND, logical OR, logical XOR and logical XNOR as shown in table 1. ALU is designed based on Full-adder structure. For processing one single bit in ALU, a full-adder along with three multiplexers is used as shown in figure 8 . A 4-bit ALU is implemented with and without reconfigurable LUTs and power consumption is calculated [6] . 
Figure 8: Block diagram of a 4-bit ALU
A 1-bit ALU has two 4X1 multiplexers, one fulladder and one 2X1 MUX. All these individual blocks are extracted from LUTs. Normally, while implementing ALU using FPGA, each gate from LUTs is taken and logic is performed. But, in this design, Re-Configurable LUTs (RC LUTs) are used with control inputs only to switch on required logic gate and remaining logic gates are maintained in the off state as shown in figure 9. Individual logic gates are turned OFF using a control transistor (sleep transistor) at the ground terminal. The gate of the control transistor is considered as control input. The control input will be 1 or 0. If the control input is 1, as the transistor is NMOS, the logic gate is connected to the ground terminal and it functions normally. If the control input is 0, the logic gate is disconnected from the ground terminal and logic gate stops its functioning. When F1 is selected, the output of MUX will be 1. This logic 1 will turn ON the AND gate. The output of AND gate is connected is directly connected to c1 of LUT1 and c3 of LUT2. So, when inputs are given, only XOR gate of LUT1 and gate of LUT2 are turned on and remaining gates are turned off. When MUX selects the function F2, XOR gate is turned on and similarly, NAND gate in LUT1 and or gate in LUT2 are turned on. As, only required gates are ON, the power consumed is greatly reduced. The selection lines used s0,s1 and s2 which are used in the design, determines the operation performed by ALU. The carry in one stage is cascaded to another stage. The 4-bit ALU consist of eight 4X1 MUX, four 2X1 MUX and four full-adders. For increment and decrement operations logic '1' and logic '0' are applied inputs respectively. The complement of B is used for subtraction operation. The full-adder performs the subtraction operation by two's complement method. An increment operation is analyzed as adding '1' to addend and decrement is a subtraction operation. The outputs from the fulladder are SUM, XOR, XNOR, AND & OR. Based on condition of select signals, the MUX before fulladder will selects the appropriate inputs and gives it to full-adder. The full-adder computes the results. The MUX after the full-adder selects the appropriate output and sends it out.
When an n-bit ALU is used for (n-x) bit operation (where 0<x<n), all the modules in ALU will start working even though the inputs to certain modules is zero. This leads to excess power consumption. When a 4-bit ALU is used for 2-bit applications, the power consumption is same for both 4-bit and 2-bit operations. In such case ALU with control inputs will reduce the power consumption to greater extent. In ALU with control inputs, for 2-bit operation, only two modules are ON and remaining modules are OFF using control inputs. Schematics of 4 bit ALU with control logic is shown in figure 14(a) & (b) . In above schematics, the selection lines for functioning of ALU are given manually. A control unit is designed such that it takes eight inputs and gives the required 3-bit output. The eight inputs are used to select the four arithmetic and four logical operations. The schematic of control unit is shown in figure 15(a) . The schematic of ALU using reconfigurable LUTs is shown in figure15(b). The inputs are a, b, c, d, e. Let f1, f2, f3 and f4 be four functions. The function, f1 requires only third function of LUT to be performed. So, only third function in LUT is made ON and remaining functions are made OFF by using control input 'c3=1'. Similarly, c4=1 for f2, c1=1 for f3 and c6=1 for f4. For an instant at which s2s1s0 are 010 respectively, then fifth input of 8X1 is selected i.e., function [(a+b)(c+d+e)] is selected. For an instant at which s2s1s0 of first and second LUTs are 001 and 100 respectively, then second input and third input of 8X1 MUX are selected i.e., functions 
Results and Discussion
All the blocks are designed using re-configurable LUTs. The control inputs for re-configurable LUTs are given directly based on which gate is necessary. The simulation result is shown in figure 5 .16. Total of 116 LUTs are required. The remaining operation is same as that of ALU using control logic. The power consumption of the circuit is 2.065µW. Control Logic for 4-bit ALU using re-configurable LUTs prove that power is saved by power gating and sleep transistor for leakage control. All these designs are simulated and verified in Analog Design Environment. 
Conclusion
The power consumption which is the key factor in the design of FPGA is greatly reduced by using reconfigurable LUTs driven by control logic. Both dynamic and leakage power is reduced by using reconfigurable LUTs. Among the pool of LUTs present in FPGA, when re-configurable LUTs are used along with control logic, only the required LUTs are ON and remaining LUTs are maintained in OFF position by using control inputs. This reduces the dynamic power consumption. During standby mode of the design, the LUTs remain off by a sleep transistor which is present between pull-down circuit and the ground terminal resulting the further reduction of the leakage power. Presence of sleep transistor for every logic gate will increase the area of the circuit at same time reducing power consumption by more than 40%. This type of logic where only required logic gates are used while others remain in unused state, is very useful in systems where power consumption is the dominating factor. The control input for sleep transistor may be applied by scripting tools with supporting algorithms which can ease the control input to the LUTs by programmed logic to the FPGA.
